



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/505,382	02/16/2000	Roy R. Faget	10001840-1	6474
22879 75	590 04/15/2003			
HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION			EXAMINER	
			DO, CHAT C	
FORT COLLIN	NS, CO 80527-2400		ART UNIT	PAPER NUMBER
			2124	15
			DATE MAILED: 04/15/2003	10

Please find below and/or attached an Office communication concerning this application or proceeding.

8

	Applicati n No.	Applicant(s)	C			
Advisory Action	09/505,382	FAGET, ROY R.	a_			
7.00.00,7.00.00	Examiner	Art Unit				
•	Chat C. Do	2124				
The MAILING DATE of this c mmunication appe	ars on the c ver sh et with the c	orrespondence add	ress			
THE REPLY FILED 31 March 2003 FAILS TO PLACE TI Therefore, further action by the applicant is required to av final rejection under 37 CFR 1.113 may only be either: (1) condition for allowance; (2) a timely filed Notice of Appeal Examination (RCE) in compliance with 37 CFR 1.114. PERIOD FOR RE	oid abandonment of this application and indication of the application	ition. A proper reply n places the applica	y to a tion in			
a) The period for reply expires months from the mailing date of the final rejection.						
b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire I ONLY CHECK THIS BOX WHEN THE FIRST REPLY WAS 706.07(f). Extensions of time may be obtained under 37 CFR 1.136(a). The fee have been filed is the date for purposes of determining the period of fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of 1 (2) as set forth in (b) above, if checked. Any reply received by the Office timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.17(a) is calculated from:	ater than SIX MONTHS from the mailing FILED WITHIN TWO MONTHS OF THe date on which the petition under 37 CFI of extension and the corresponding amount the shortened statutory period for reply of the later than three months after the mail CFR 1.704(b).	g date of the final rejection IE FINAL REJECTION. R 1.136(a) and the appropriate of the fee. The appropriginally set in the final rejections.	on. See MPEP opriate extension opriate extension Office action; or			
1. A Notice of Appeal was filed on Appellant's 37 CFR 1.192(a), or any extension thereof (37 CFF	R 1.191(d)), to avoid dismissal of					
2. The proposed amendment(s) will not be entered be		·				
(a) they raise new issues that would require further consideration and/or search (see NOTE below);						
(b) they raise the issue of new matter (see Note below);						
(c) they are not deemed to place the application in better form for appeal by materially reducing or simplifying the issues for appeal; and/or						
(d) 🔲 they present additional claims without canceling a corresponding number of finally rejected claims.						
NOTE:						
3. Applicant's reply has overcome the following rejection(s):						
4. Newly proposed or amended claim(s) would canceling the non-allowable claim(s).	be allowable if submitted in a se	eparate, timely filed	amendment			
5.⊠ The a)□ affidavit, b)□ exhibit, or c)⊠ request for application in condition for allowance because: <u>See</u>		dered but does NO	Γ place the			
6. The affidavit or exhibit will NOT be considered becaraised by the Examiner in the final rejection.	ause it is not directed SOLELY to	o issues which were	e newly			
7 For purposes of Appeal, the proposed amendment explanation of how the new or amended claims we			and an			
The status of the claim(s) is (or will be) as follows: Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: 1-20. Claim(s) withdrawn from consideration:						
8. The proposed drawing correction filed on is a) approved or b) disapproved by the Examiner.						
9. Note the attached Information Disclosure Statement(s)(PTO-1449) Paper No(s)						
10. Other:	7 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	- Olah	ge			
		CHUONG DINH NO				
		PRIMARY EXAMIN				

Continuation of 5. does NOT place the application in condition for allowance because: Tanihira et al. (U.S. 5,553,010) clearly disclose a data shift circuit in Figure 6 comprising a plurality of logic gates (Logic I 110-113 & 15, Logic II 120-123 & 16, Logic III 130-133 & 17, Logic IV 140-143 & 18) for receiving data input (Din0-Din3) and control signals (S0-S3 and 19) wherein each data input uses a single transistor (each input goes to a single transistor of an AND gate); and a plurality of shared data lines (Din0-Din2 bus) connecting logic gates. The shared data lines (Din0-Din2 bus) interfacing through a transistor on each of the logic gates (above Logic I-IV gates) to provide a portion of the data inputs (Din0-Din2) for each of the logic gates by connecting data inputs among the plurality of logic gates. The logic gates shift data received at the data inputs by one data bits based upon the control signals (S0-S3 and 19) and the connections of the shared data lines (Din0-Din2 bus) wherein each of the logic gates receives one data input (Din 3) using the single transistor for the data input and receives other data inputs (Din0-Din2) from the plurality of shared data lines (Din0-Din2 bus). In addition, Tanihira et al. disclose the logic gate in Figure 6 shift data received at the data inputs (Din) based upon the control signals (S0-S3) and connections of the shared data. Tanihira et al. disclose the first and second control signals are enable to shift either left/right (output data).